Welcome![Sign In][Sign Up]
Location:
Search - elevator state machine verilog

Search list

[Software Engineeringelevator

Description: 基于VHDL程序设计电梯的状态机.共六层的电梯有16个输入.其中包括5个上升,5个下降和六个电梯内的控制部分.-Program Design Based on VHDL elevator state machine. A total of 16 six-storey elevator input. Including five increased, five declined and six parts of the elevator control.
Platform: | Size: 333824 | Author: 范生德 | Hits:

[VHDL-FPGA-VerilogStateMachine

Description: VERILOG语言,ISE13.4实现的步进电梯的状态机,可以仿真。-VERILOG language, ISE13.4 achieve step elevator state machine can be simulated.
Platform: | Size: 207872 | Author: tom | Hits:

CodeBus www.codebus.net